I. Introduction
To achieve System-On-Chip (SOC) performance has been the ultimate goal of IC designers. Recently, personal computers and related components are beginning to be manufactured using SOC. However, it is soon realized that the SOC approach does not provide cost savings as expected, and even may not be "the best solution." For example, graphic processors integrated with DRAM for high performance 3D applications, or other logic chips with embedded memories, demand compromising in terms of chip design, mask level, wafer processing, chip size, yield and testing. This is especially true when the price of DRAM reaches bottom of market. It is not economically wise to integrate different function blocks with large price differential on one piece of silicon real estate.
As more devices are packed in BGA (ball grid array) packages to meet the challenge of high pin count and to improve SMT (surface mount technology) assembly yield at board level, an evolution of micro BGA or Chip Scale Package (CSP) quickly push the microelectronic packaging to higher level of integration. Solder bumping technology is the key driver behind all these advancement of integration. When wafer bumping service becomes available recently, Wafer Level Packaging (WLP) is gaining a lot of attention. This ultimate form of IC device packaging can be realized now. Suddenly packaging becomes an extension of wafer process.
With flip chip assembly, it is very easy to integrate solderbumped chips into a compact size. In fact, the short interconnect distance (about 50 µm) along with low inductance (ca. 0.1 nH) provided by the solder joints results in better signal propagation than any other means. The flip chip assembly can be carried out on wafer level. A combination of wafer level bumping and assembly is the foundation of SIP technology. This packaging solution offers a very attractive alternative to SOC in terms of cost and performance. In addition, it offers a freedom of integrating very different IC technologies such as, CMOS and Bipolar, or even Si and GaAs devices.
In this paper, we will introduce APack Technologies, an advanced packaging foundry that offers a complete manufacturing technology of wafer level packaging and assembly to meet the need of system integration. Its SIP process, design rules and reliability data will be discussed.
II. Foundry Setup
Solder bumping technology was first developed and applied onto large computer system in early 70's by IBM. However, its C4 (controlled collapse chip carrier) technology using evaporation to form solder bumps had been captive for internal use until recently. Many other bumping technologies, such as plating, printing, dispensing, ball placement, etc. have been developed. Wafers of the chips to be mounted on another chip or Si substrate are processed for redistribution of I/O pads first. If the chips need to be burn-in tested before assembly or tall solder joints are required, the wafers are solder bumped using a printing method, then are diced into individual chips.
Once the wafers are diced, good chips can be picked and then placed on a wafer of another chip or a Si interconnect substrate (called Base Wafer) for flip chip assembly. After assembly, these chips can be tested to confirm their functionality. Once the base wafer is diced, the chip assemblies (called Tiles) can be picked and placed in a conventional package such as a PQFP or a BGA using wire bonding. APack also offers the Tiles in advanced packages such as flip chip BGA and Chip Size Module (CSM) using solder assembly instead of wire bonding.
The SIP process flow is illustrated in Figure. 1 and Figure. 2.
A. Key Materials
Polyimide is used as inter-level dielectric material to ensure the electrical performance of the integrated devices in SIP as good as their original ones in individual packages. Polyimide has been widely used as part of the passivation/encapsulation material of Si devices, and especially on DRAM chips where it also serves as a protection layer to reduce soft errors caused by alpha particles. Photosensitive polyimide is used to reduce processing steps and save cost. The polyimide needs to be processed at 350 C°1 hour in nitrogen for a final cure.
Each of the wafers may be subject to the final cure process no more than two times after receiving by APack. For the wafers with limited thermal budget, this heat treatment should be taken into consideration.
The under bump metallization (UBM) is a multilevel structure of sputtered Cr, Cr-Cu, and Cu thin films. The UBM provides an interface between the solder bump and the aluminum I/O pad. While Cr provides excellent adhesion to Al pad, Cu offers a solder wettable surface. This UBM structure ensures a strong solder joint to the chips.
Two types of solder material are available for wafer bumping, i.e. SnSb and SnPb. Their composition, melting points and reflow temperatures are given in Table. 1. The SnSb solder is specially formulated for applications where a lead-free environment is required or the device performance is sensitive to alpha particle radiation such as DRAM chips.
B. Design Rules
Most of the APack SIP design rules are dictated by the limitations of manufacturing processes and materials. Table. 3 and Figure. 3.
It is preferred to redistribute chip I/O pads in order to enhance flip chip assembly yield and reliability. However, I/O redistribution may be omitted to save two processing steps and cost, when the pitch of original I/O pads is adequate for solder bumping (with a minimum pitch of 150 µm). For ultra high-speed devices such as RF chips, extra parasitic from the rerouting path should be minimized. In this case, solder wettable UBM pads and solder are deposited directly on the original I/O pads. The design rules for undistributed I/O pads are illustrated in Table. 4 and Figure. 4.
IV. Production Capability
APack has set up a class 100 clean room facility to process 8-inch (200 mm) Si wafers. The capacity is expandable to 50,000 wafers per month. Preferably the device wafers to be processed at APack facility should not to be thinned using back grinding. The acceptable minimum wafer thickness is 508 µm (20 mils). Wafers with a diameter less than 8-inch, as well as the integration of passives on Si substrate, can be processed in our Phase II facility which is scheduled to be set up in the second half of year 2000. Wafer level flip chip assembly is conducted in a class 1000 clean room facility with a capacity of assembling more than 10 million devices per month. The SIP products can be packed as PQFP, BGA or CSP (chip size package).
V. Reliability of Solder Bumping and Flip-Chip Assembly
Reliability of solder bumping and flip chip tiles has been studied. 
Thermal Aging Test of Solder Bumps
2 wafers with more than 48,000 95Sn5Sb Solder Bumps (220 µm diameter and 140 µm height) were thermally aged at 150 C° up to 1000 hours. The bump shear strength remain high after 1000 hours as shown in the Figure 5 (b).
Chips with 63Sn37Pb eutectic solder bumps (200 µm diameter and 140 µm height) were aged at 185 C° for 1000
hours. It was impressive to find that the bumps remained to be very strong even after being exposed to a high temperature near its melting temperature for extensive time.
The average shear strength of the bumps after various test time is presented in the Table 5 .
In another experiment, the SnPb eutectic bumps were put on a hot plate at 250 C° under melting condition for 100 minutes. The bumps were re-solidified after cooling down to room temperature and then subject to shear test. Its averaged shear strength is 107±11 grams. Still no degradation of bump shear strength was observed. 
B. Reliability Studies of Flip-Chip Tiles
Flip Chip Tile as shown in Figure. 7 was used for reliability studies. Two chips were assembled on each tile to form a daisy chain of 96 solder joints. Since there is a good match of CTE (coefficient of thermal expansion) between the chips and the Si substrate, no underfill was used on the tile. The results of temperature cycling, thermal aging and temperature humidity tests are summarized below. Table. 7.
Temperature Cycling Test of Flip Chip Tiles

Temperature Humidity Test of Flip Chip Tiles
Similar to the previous two tests, 48 Tiles with a total of 96 chips and 4608 solder joints (95Sn5Sb solder with 350 µm diameter and 75 µm height) were accelerated aged in a steam bomb under 135 C°, 85 %RH and 2.7 atm up to 168 hours.
All the samples passed the harsh test and the shear strength of solder joints remained high after the test. The test results are summarized below in Table. 8.
VI. Summary
APack's SIP technology provides a cost-effective alternative to System-On-Chip (SOC) and chips with embedded Table 6 . Temperature cycling test of flip-chip tiles Table 5 . Average shear strength of the bumps after various testing time at 185 C°. 
